Consejo Superior de Investigaciones Científicas · Universidad de Sevilla
INTRANET  |  WEB MAIL
es    en
Noticias
♦ Defensa de Tesis Doctoral
Circuit design for biomedical laboratories based on bioimpedance measurement.
Pablo Peréz García
15 Julio 2019
Bridging ICT and Medical Technologies for Smart Disease Diagnosis.
Myung Hoon Sunwoo, Ultra-small-sized Diagnostic and Smart Devices (uDSD) Research Center.
28 Junio 2019  ·  10:00h.
La empresa Digilent Inc, en colaboración con el Instituto de Microelectrónica de Sevilla y la Escuela Politécnica Superior de la Universidad de Sevilla va a impartir en el mes de junio los siguientes workshops.
- Accelerate real-time high definition video processing designs with Digilent Zybo Z7, a Zynq-7000 AP SoC Platform and Xilinx Vivado HLS.
- Hands-on experimentation using Digilent Analog Discovery 2. Complete analog & digital circuits in or out of the lab.
17 y 18 de Junio de 2019
♦ Premio Mac Van Valkenburg 2019
El Dr. Ángel Rodríguez Vázquez, profesor de la Universidad de Sevilla e investigador del IMSE-CNM, ha sido galardonado con el Premio Mac Van Valkenburg de la sociedad IEEE-CAS, por sus destacadas contribuciones a la arquitectura de circuitos de señal mixta para dispositivos de vision inteligentes y procesamiento de datos 2-D. El galardón será entregado durante la celebración del congreso ISCAS 2019 el día 28 de Mayo de 2019.

Ofertas de empleo en el IMSE

El Mundo de los Chips

Oferta de servicios basados en el sistema automático de test ATE Agilent 93000

El IMSE en los medios

Tríptico informativo

El IMSE en Linkedin

El IMSE en Linkedin

El IMSE en Digital.CSIC

El IMSE en Digital.CSIC

Últimas publicaciones
Guest Editorial: Special Section on the 48th European Solid-State Circuits Conference (ESSCIRC)  »
This Special Section of the IEEE Journal of Solid-State Circuits (JSSC) features expanded versions of papers selected from those presented at the 48th ESSCIRC Conference, held at Technische Universität Dresden, Dresden, Germany, during September 3-6, 2018.

Journal Paper - IEEE Journal of Solid-State Circuits, vol. 54, no. 7, pp 1827-1829, 2019 IEEE
DOI: 10.1109/JSSC.2019.2919403    ISSN: 0018-9200    » doi
A. Rodriguez-Vazquez, K. Sengupta and S. Rusu
Yield recovery of mm-wave power amplifiers using variable decoupling cells and one-shot statistical calibration  »
Integrated millimeter-wave (mm-wave) circuits fabricated in current nanometric processes are especially sensitive to process variations. This issue produces shifts in the circuit performance that may significantly reduce the fabrication yield. In this line, per-die characterization and trimming are usually required for mm-wave integrated circuits, but this is an expensive and time-consuming task to be performed at the production line. Embedded calibration for mm-wave circuits is an appealing alternative to enhance yield that may overcome some of these issues. In this work we present a two-stage 60 GHz power amplifier (PA), designed in STMicroelectronics 55 nm CMOS technology, that features a one-shot calibration procedure for process variation compensation based on non-intrusive process monitors. We present the design of a tuning knob based on variable decoupling cells which have been implemented within the PA for calibration purposes. The proposed one-shot calibration procedure reads the output of the embedded process monitors and then relies on a machine learning regression model to find the best configuration of the tuning knobs for optimizing the performance of the circuit and enhance fabrication yield.

Conference - IEEE International Symposium on Circuits and Systems ISCAS 2019
F. Cilici, M.J. Barragan, S. Mir, E. Lauga-Larroze, S. Bourdel and G. Leger
A sub-μVRMS chopper front-end for ECOG recording  »
This paper presents a low-noise, low-power fully differential chopper-modulated front-end circuit intended for ECoG signal recording. Among other features, it uses a subthreshold source-follower biquad in the forward path to reduce noise and avoid the implementation of a ripple rejection loop. The prototype was designed in 0.18μm CMOS technology with a 1V supply. Post-layout simulations were carried out showing a power consumption below 2μW and an integrated input-referred noise of 0.75μVrms, with a noise floor below 50 nV/Hz, over a bandwidth from 1 to 200Hz, for a noise efficiency factor of 2.7.

Conference - IEEE International Symposium on Circuits and Systems ISCAS 2019
N. Pérez-Prieto, J.L. Valtierra, M. Delgado-Restituto and A. Rodríguez-Vázquez
Artifact-aware analogue/mixed-signal front-ends for neural recording applications  »
This paper presents a brief review of techniques to overcome the problems associated with artifacts in analog front-ends for neural recording applications. These techniques are employed for handling Common-Mode (CM) Differential-Mode (DM) artifacts and include techniques such as Average Template Subtraction, Channel Blanking or Blind Adaptive Stimulation Artifact Rejection (ASAR), among others. Additionally, a new technique for DM artifacts compression is proposed. It allows to compress these artifacts to the requirements of the analog front-end and, afterwards, it allows to reconstruct the whole artifact or largely suppress it.

Conference - IEEE International Symposium on Circuits and Systems ISCAS 2019
N. Pérez-Prieto, M. Delgado-Restituto and A. Rodríguez-Vázquez
A current attenuator for efficient memristive crossbars read-out  »
This paper presents a new current attenuator circuit to scale down the inference currents in memristor based crossbars that drive integrate-and-fire neurons, which subsequently allows to reduce the size of integrating capacitors by several orders of magnitude, making IC integration possible. The proposed circuit uses a linear switch to divide the inference current and scale it down by a factor of about 104. The proposed attenuator has been designed in 130nm CMOS technology. Simulation results considering noise, process and temperature variations are shown to validate the presented approach.

Conference - IEEE International Symposium on Circuits and Systems ISCAS 2019
C. Mohan, J.M. de la Rosa, E. Vianello, L. Perniola, C. Reita, B. Linares-Barranco and T. Serrano-Gotarredona

Webs relacionadas con el IMSE
Cl Américo Vespucio, 28. Parque Científico y Tecnológico Cartuja, 41092, Sevilla. Teléfono: 954466666, Fax: 954466600
viernes, 19 de julio de 2019
Última actualización: 10.07.2019
  infoimse-cnmcsices

© Copyright 2019 IMSE-CNM
Los contenidos de estas páginas web tienen solo carácter informativo. Los datos que aparecen pueden contener errores o no estar actualizados.
La información disponible, salvo indicación expresa en contrario, es susceptible de ser reutilizada total o parcialmente siempre que se cite la fuente de los documentos y su fecha de actualización.
En cualquier caso, este uso se regirá de acuerdo con lo legalmente dispuesto por el Consejo Superior de Investigaciones Científicas para publicarla en cualquier soporte o para utilizarla, distribuirla o incluirla en otros contextos accesibles a terceras personas.
Aviso legal web CSIC