

Workshop on A/D Converters for Telecommunication

High-Bandwidth Low-Pass SD A/D Converters

Pio Balmelli
22nd October, 2001

Outline

- Outline
- Introduction
- Architectures
- Example
- Conclusion

- Introduction
- Architectures for broad-band low-pass $\Sigma\Delta$ Modulators
 - Quantizer
 - Loop-filter
- Design example: A 50mW, 14bit 2.5MS/s $\Sigma\Delta$ Modulator
 - Motivation
 - Analog modulator
 - Measurement results
- Conclusion

Introduction

- Outline
- Introduction
- Architectures
- Example
- Conclusion

- ❑ $\Sigma\Delta$ converters suited for more than 13bit resolution.
- ❑ Broad-band $\Sigma\Delta$ converters here assumed to have $>1\text{MS/s}$ and $<10\text{MS/s}$ conversion rate
- ❑ High converter dynamic range in communication applications:
 - Relaxed analog front-end requirements
 - Simultaneous channel conversion (e.g. in the base station)
 - Complex modulation methods with better bandwidth / data rate efficiency (OFDM)



Architecture Considerations

- Outline
- Introduction
- Architectures
 - *trade-offs*
 - *single-bit*
 - *multi-bit*
 - *dig. correction*
 - *DEM*
 - *cont. time*
 - *discrete time*
 - *single-loop*
 - *cascaded*
 - *feedback*
 - *feed-forward*
 - *summary*
- Example
- Conclusion

Architectures for Broad-Band Low-Pass SD Modulators


Architecture Trade-offs

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion




Single-bit Quantizer / DAC

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion



1bit DAC I/O-Curve:



✓ Very simple and fast quantizer (DAC)


✓ Intrinsically linear DAC

✗ Very high quantization error


✗ Poor SNR at low oversampling ratio

Multi-bit Quantizer / DAC

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion




Shaping Improvement:




- ✓ Quantization error halved for each additional bit
- ✓ More aggressive NTF allowed
- ✓ Quantizer non-linearity increases noise level (no distortion)
- ✗ DAC non-linearity generates distortion
- ✗ DAC linearity must be as good as overall resolution
→ Special linearization techniques required

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion



n: quantizer's resolution (2-5 bits)
 m: modulator's resolution (13-16 bits)

Calibration Principle:




- ☑ No overhead in analog part
- ☒ Large overhead in decimation filter (wide input)
- ☒ Calibration time required
- ☒ Only static errors are corrected (e.g. capacitor mismatch)


Linearization Techniques : Dynamic Element Matching (DEM)

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary

- Example
- Conclusion



DEM Principle:



☑ No overhead in decimation filter

☑ Output $v(kT_s)$ always valid



☑ DEM logic can be simple (e.g. DWA)

☒ DAC with equal unit elements required

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary

- Example
- Conclusion

DWA Algorithm in a 3bit DAC Implemented with SC technique:



$$\Delta V_{out} = V_{ref} \frac{C_{tot}}{C} \left(\frac{C_4 + C_5 + C_6}{C_{tot}} - \frac{1}{2} \right)$$


$$= V_{ref} \frac{C_{tot}}{C} \left(\frac{3C_u + (\Delta C_4 + \Delta C_5 + \Delta C_6)}{C_{tot}} - \frac{1}{2} \right)$$

- Linearity error is made uncorrelated with digital output
- First order noise shaping is achieved


Continuous-Time Loop-Filter

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary

- Example
- Conclusion



Continuous-time RC Integrator:



- ✓ Sampling errors shaped by the loop
- ✓ Amplifier's GBW related to 1/RC
- ✗ Poor coefficient precision (RC)
- ✗ Clock jitter sensitivity increases with increasing OSR:


f_b	1MHz
OSR	32
A_{\max}/V_{ref}	0.7
SNR	86dB (14b)

$$s_{\text{jitter}} \leq \frac{A_{\max} / V_{\text{ref}}}{2\sqrt{2} f_b \sqrt{\text{OSR SNR}}} = 2.2 \text{ ps}$$

[Van Der Zwan96]


Discrete-Time Loop-Filter

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont.-time
 - discrete-time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion



- ✘ Sampling errors compare to input signal
- ✘ Amplifier GBW related to settling time ($GBW = 5-7 f_s$)
- ✓ Good coefficient precision (C_S/C)
- ✓ Clock jitter sensitivity decreases with increasing OSR:

Discrete-time SC Integrator:




F_b	1MHz
OSR	32
SNR	86dB (14b)

$$s_{\text{jitter}} \leq \frac{1}{2p f_b} \sqrt{\frac{\text{OSR}}{\text{SNR}}} = 45 \text{ ps}$$

Single-Loop Modulator

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion



✓ No digital post-processing before decimation filter required


✓ Circuit requirements decrease from first to last stage (Chain of integrators)

✗ Stability condition reduces shaping filter capability at order $L > 2$

Cascaded Modulator

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary

- Example
- Conclusion



✓ Intrinsically stable

✓ Gain k further improves SNR

✗ Quantization noise of Q_1 only theoretically cancelled completely

Ideal Transfer Functions:

$$ECL = \frac{1}{k} \frac{1 + H_1}{(1 + H_1)H_2}$$


$$STF = \frac{H_1}{1 + H_1} \quad NTF = \frac{1}{k} \frac{1}{(1 + H_1)H_2}$$

✗ Matching requirements between analog and ECL coefficients increase circuit complexity

$$Q_1 \text{ error cancellation: } \Delta q_1 = q_1 \left[\frac{1}{1 + H_1} - \frac{1}{1 + H_1^D} \left(\frac{k}{k^D} \frac{H_2}{1 + H_2} \frac{1 + H_2^D}{H_2^D} \right) \right] \neq 0$$


Feedback Filter Topology

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion




- ☑ Simple interface between filter and quantizer
- ☒ "0-delay" feedback requires multiple DACs
- ☒ Experience shows: 1st integrator has smallest coefficients (b_1)
 - bias current scaling difficult at low OSRs

Ex.: $a_1=0.3$, $a_2= c_1=0.8$ and $a_3= c_2=2.3$ [Geerts00]




Feed-Forward Filter Topology

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion



- ✘ "0-delay" SC-amplifier needed at summing-node (multibit quant.)
- ✓ Only one DAC required
- ✓ Experience shows: 1st integrator has largest coefficient (b_1)
 - bias current scaling not critical at low OSRs

Ex.: $a_1 = a_2 = a_3 = 1$, $b_1 = 2.3$, $c_1 = 0.8$ and $c_2 = 0.3$ (same NTF as [Geerts00])



Summary

- Outline
- Introduction
- Architectures
 - trade-offs
 - single-bit
 - multi-bit
 - dig. correction
 - DEM
 - cont. time
 - discrete time
 - single-loop
 - cascaded
 - feedback
 - feed-forward
 - summary
- Example
- Conclusion

- ❑ The **low OSR** of broad-band modulators makes loop-filter design critical.
- ❑ **Multi-bit quantizer and DEM** are the key methods to design high resolution, broad-band $\Sigma\Delta$ modulators.
- ❑ Relaxed jitter requirements make **discrete-time loop-filter** best suited for high speed, high precision modulators.
- ❑ **Cascaded architecture** achieves better noise shaping at low OSR but requires faster amplifiers with higher DC-gain and better capacitor matching.
- ❑ **Feed-forward topology** is better suited for broad-band modulators because it allows the amplifier power consumption to be scaled more aggressively.

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion

A 50mW 14bit 2.5MS/s $\Sigma\Delta$ Modulator for Communication Applications

Application

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion



Bandwidth: $\sim 1\text{MHz}$ (SSB)
Data rate: 750-1500kbit/s (x3)
Not yet standardized



Bandwidth: 1.1MHz (BB)
Data rate: 2-9Mbit/s



Bandwidth: $\sim 800\text{kHz}$ (DSB)
Data rate: 1.152Mbit/s


Why Low Power ?

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion

- ❑ Longer battery lifetime (DECT, ~ADSL)
- ❑ Heat removal capability limits modem density in central office (ADSL)
- ❑ USB bus-powered devices can only sink limited maximum power (DECT, ADSL)

Modulator Architecture

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion





OSR	32
SNR	106dB
A_{\max}/ref	1
$\max(x_i/\text{ref})$	0.4


- SNR boosted by 17dB using tri-level quantizer
- Frequency Ω_1 and Ω_2 selected to minimize in-band noise

SC Circuit Implementation

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion



T_s	12.5ns
$2V_{ref}$	1.6V




Tri-Level Quantizer


Input Stage

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion

Phase A:



Phase B:




$$\Delta V_{\text{out}} = \left(V_{\text{in}} + (+1/0/-1) \cdot 2V_{\text{ref}} \right) \frac{C_S}{C}$$

- ❑ No supplementary capacitor needed to implement 0 state
- ❑ Gain in feedback path implemented with cross-coupled reference
- ❑ $C_S=0.5\text{pF}$ selected to achieve $\text{SNR}=87\text{dB}$ (KT/C -noise)


T-Circuit

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion

Phase A:



Phase B:




$$\Delta V_{\text{out}} = \frac{C_{S1}}{C_{S1} + C_{S2} + C_{S3}} \frac{C_{S3}}{C} \cdot V_{\text{in}}$$

- Small coefficient implemented with big (more precise) capacitors


Quantizer

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion

Phase B:



Phase A:



$$Q^- = \text{sgn}\left(2 \sum_{i=1}^5 \frac{C_i}{C_{\text{tot}}} V_{\text{out } i} + 2V_{\text{th}}\right)$$


$$Q^+ = \text{sgn}\left(2 \sum_{i=1}^5 \frac{C_i}{C_{\text{tot}}} V_{\text{out } i} - 2V_{\text{th}}\right)$$

$$C_{\text{tot}} = C_1 + C_2 + C_3 + C_4 + C_5$$

□ Input summing node implemented with passive components

Amplifier

- Outline
- Introduction
- Architectures
- **Example**
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier**
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion




GBW_{loop}	800MHz
A_{dc}	110dB
I_{tot1}	8mA
I_{tot} scaling	1, 1/3, 1/6, 1/6, 1/6


- High speed and DC gain achieved with regulated cascode, telescopic OTA
- SC common-mode feedback controls PMOS transistors (M7, M8)
- OA₁ and OA₂ are folded cascode amplifiers, with PMOS and NMOS input, respectively

Comparator

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion




I_{tot}	$325\mu\text{A}$
τ_{latch}	$<1\text{ns}$



- ❑ Comparator latched at end of phase A
- ❑ Digital output valid at beginning of phase B
- ❑ Latch current limited by transistors M_7 and M_8 (no current peaks)


Measurements: Output Signal Spectrum

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion



Measurements: SNR, SNDR, DR

- Outline
- Introduction
- Architectures
- Example
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR,...
 - summary
- Conclusion




Performance Summary

- Outline
- Introduction
- Architectures
- **Example**
 - application
 - low power
 - architecture
 - SC modulator
 - input stage
 - T-circuit
 - quantizer
 - amplifier
 - comparator
 - output signal
 - SNR, SNDR
 - summary
- Conclusion

Performance Table:

Clock frequency	80 MHz
Oversampling ratio	32
Signal bandwidth	1 MHz
Dynamic Range	86 dB
Peak SNR	80 dB
Peak SNDR	78 dB
Power consumption	50 mW
Supply voltage	2.5 V
Input voltage range	3.2 V _{pp}
Reference voltage	1.6 V
Process	0.25 μ m CMOS SP 6M
Capacitors	M1-M6 Sandwich
Chip size	1.1 mm ²

Die Photo:



An improved version of this circuit that consumes only 33mW and includes the digital decimation filter will be presented at **ISSCC 2002**.

Conclusion

- Outline
- Introduction
- Architectures
- Example
- Conclusion

- ❑ Design options for the implementation of a $\Sigma\Delta$ modulator have been presented. Best architecture choices to achieve high resolution despite low OSRs have been shown.
- ❑ The considerations done in the first part have been used to find an optimal architecture for a low-power broad-band modulator.
- ❑ The realization of the different analog building blocks has been sketched and explained. Performance and measurements of the final circuit have been given.

Bibliography

[Larsen88]

L. E. Larsen, T. Caltepe, and G. C. Temes, "Multi-bit Oversampled Σ - Δ A/D Converter with Digital Error Correction", *Electron. Lett.*, Vol. 24, pp. 1051-1052, Aug 1988.

[Baird95]

R. T. Baird and T. Fiez, "Linearity Enhancement of Multibit DS A/D and D/A Converters Using Data Weighted Averaging", *IEEE Journal of Solid State Circuits*, Vol. 31, No. 12, Dec 1995.

[van der Zwan96]

E. van der Zwan, E. C. Dijkmans, "A 0.2-mW CMOS $\Sigma\Delta$ Modulator for Speech Coding with 80 dB Dynamic Range", *IEEE Journal of Solid State Circuits*, Vol. 31, No. 12, Dec 1996.

[Geerts00]

Y. Geerts, M. S. J. Steyaert and W. Sansen, "A High Performance Multibit $\Delta\Sigma$ CMOS ADC", *IEEE Journal of Solid State Circuits*, Vol. 35, No. 12, Dec 2000.

[Balmelli00]

P. Balmelli, Q. Huang and F. Piazza, "A 50-mW 14-bit 2.5-MS/s $\Sigma\Delta$ Modulator in a 0.25 μ m Digital CMOS Technology", *Proc. 2000 Symp. On VLSI Circuits*, pp. 142-43, June 2000.